PATENT NUMBER

(Attached in pocket on right inside flap)

6598 100 mg	Subclass	SSIFICATION		:	,	•	e
09/91	Class	SUE CLA	No. a appa				
r == L	لـــا	დ]		U.S. UTI	LITY Pate	nt Applic	ation
7(1-775				ME	O.I.P.E.		PATENT DATE

SCANNED

APPLICATION NO. 09/916598 CLASS SUBCLASS ART UNIT 2818 2184 FAVE

Padmanabha Venkitakrishnan Shankar Venkataraman Paul Keltcher Stuart Siu

Cache coherent split transaction memory bus architecture and protocol for a multi processor chip device

		ISSUING (CLASSIF	ICATIO	N	· ##_		
ORIGINAL				CROSS R	EFERENCE	E(S)	١	×
CLASS SUBCLASS		CLASS	LOCK)	**				
				5	,	-	'y	
INTERNATIONAL CLASSI	FICATION			•				.,
			=		1		1	
					1 .	:2-	,	
25.2				4				
	11	1		X /	. 1		1.	3 141
				1. A. E	Continued of	n Issue Slip	Inside File J	acket

				**		
TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED		
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.	
☐ The term of this patent				NOTICE OF ALLOWANCE MAILED		
subsequent to (date)						
has been disclaimed.	(Assistant	Examiner)	(Date)	•••		
☐ The term of this patent shall						
not extend beyond the expiration date of U.S Patent. No				ISSUE FEE		
				Amount Due	Date Paid	
	(Primary Examiner)		(Date)			
☐ The terminalmonths of				ISSUE BA	TCH NUMBER	
this patent have been disclaimed.	(Legal Instrum	ents Examiner)	(Date)	3.0		
WARNING: The information disclosed herein may be responsession outside the U.S. Patent & Trader	stricted. Unauthorized mark Office is restricte	disclosure may be d to authorized emp	prohibited by the U	United States Code Title Stors only.	35, Sections 122, 181 and 388.	
Form PTO-436A			FILED WITH:	DISK (CRF)	FICHE CD-RON	